

# 2G bits DDR3 SDRAM

## P2P2GF4ALF-GGN ( 128M words X 16bits )

### Specifications

- Density: 2G bits
- Organization
  - 32M words x 16 bits x 4 banks
- Package
  - 96-ball FBGA
  - Lead-free (RoHS compliant) and Halogen-free
- Power supply: 1.5V (Typ)
  - VDD, VDDQ = 1.5V ± 0.075V
- Data rate
  - 1600Mbps/1333Mbps/1000Mbps (max.)
- 2KB page size
- Row address: A0 to A14
- Column address: A0 to A9
- Four internal banks for concurrent operation
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Burst type (BT):
  - Sequential (8, 4 with BC)
  - Interleave (8, 4 with BC)
- Programmable /CAS (Read) Latency (CL)
- Programmable /CAS Write Latency (CWL)
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 2400)
- Refresh: auto-refresh, self-refresh
- Refresh cycles
  - Average refresh period:
    - 7.8μs at 0°C ≤ TC ≤ +65°C
    - 3.9μs at +65°C < TC ≤ +95°C
- Operating case temperature range
  - TC = 0°C to +95°C

### Features


- Double-data-rate architecture: two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted /CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
  - Dynamic ODT
  - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- /RESET pin for Power-up sequence and reset function
- SRT range
  - Normal/extended
- Programmable Output driver impedance control

**Ordering Information**

Part number	Die revision	Organization (words × bits)	Internal banks	JEDEC speed bin (CL-IRCD-IRP)	Package
P2P2GF4ALF-GGN	B	128M × 16	4	DDR3-1600 (11-11-11)	95-ball FBGA

**Part Number**

P 2    P 2    G F 4 A -LG G N

Powerchip  
MemoryMemory Type  
2:DRAMOperating voltage  
P:1.5V & 1.35VDensity/Bank  
2G:2GbProduct family  
S:SDRAM/D:DDR1  
E:DDR2/F:DDR3I/O configuration  
2:x4/3:x8  
4:x16/5:x32Speed  
DJ:1333(9-9-9)  
GN:1600(11-11-11)  
GJS: 1866(13-13-13)Environment code  
G:Green Product  
1.Lead Free plus HF  
2.Meet European China directive  
3.ROHS/POHSPackage  
F>window BGATechnology node  
L:30nmDie version  
A:Version A

## Pin Configurations

### Pin Configurations (x 16 configuration)

/xxx indicates active low signal.



(Top view)

Pin name	Function	Pin name	Function
A0 to A14 <sup>*2</sup>	Address inputs A10(AP): Auto precharge A12(BC): Burst chop	/RESET <sup>*2</sup>	Active low asynchronous reset
BA0 to BA1 <sup>*2</sup>	Bank select	VDD	Supply voltage for internal circuit
DQ0U to DQ7U	Data input/output	VSS	Ground for internal circuit
DQL0 to DQL7		VDDQ	Supply voltage for DQ circuit
DQSU, /DQSU	Differential data strobe	VSSQ	Ground for DQ circuit
DQSL, /DQSL		VREFDQ	Reference voltage for DQ
/CS <sup>*2</sup>	Chip select	VREFCA	Reference voltage for CA
/RAS, /CAS, /WE <sup>*2</sup>	Command input	ZQ	Reference pin for ZQ calibration
CKE <sup>*2</sup>	Clock enable	NC <sup>*1</sup>	No connection
CK, /CK	Differential clock input		
DMU, DML	Write data mask		
ODT <sup>*2</sup>	ODT control		

Notes: 1. Not internally connected with die.

2. Input only pins (address, command, CKE, ODT and /RESET) do not supply termination.

**CONTENTS**

Specifications .....	1
Features .....	1
Ordering Information .....	2
Part Number .....	2
Pin Configurations .....	3
1. Electrical Conditions .....	5
1.1 Absolute Maximum Ratings .....	5
1.2 Operating Temperature Condition .....	5
1.3 Recommended DC Operating Conditions .....	6
1.4 Recommended tRFC Conditions .....	6
1.5 IDD and IDDQ Measurement Conditions .....	7
2. Electrical Specifications .....	18
2.1 DC Characteristics .....	18
2.2 Pin Capacitance .....	20
2.3 Standard Speed Bins .....	21
3. Package Drawing .....	23
3.1 96-ball FBGA .....	23

## 1. Electrical Conditions

- All voltages are referenced to VSS (GND)
- Execute power-up and initialization sequence before proper device operation is achieved.

### 1.1 Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 × VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 × VDDQ	V	3
Storage temperature	Tstg	-55 to +100	°C	1, 2
Power dissipation	PD	1.0	W	1
Short circuit output current	IOUT	50	mA	1

- Notes:
1. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  2. Storage temperature is the case surface temperature on the centertop side of the DRAM.
  3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be no greater than 0.6 × VDDQ. When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

**Caution:** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### 1.2 Operating Temperature Condition

Table 2: Operating Temperature Condition

Parameter	Symbol	Rating	Unit	Notes
Operating case temperature	TC	0 to +95	°C	1, 2, 3

- Notes:
1. Operating temperature is the case-surface temperature on the centertop side of the DRAM.
  2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to +85°C under all operating conditions.
  3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
    - a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9μs. (This double refresh requirement may not apply for some devices.)
    - b) If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).

### 1.3 Recommended DC Operating Conditions

Table 3-a: Recommended DC Operating Conditions (TC = 0°C to +85°C), DDR3 Operation.

Parameter	Symbol	min	typ	max	Unit	Notes
Supply voltage	VDD	1.425	1.5	1.575	V	1, 2
Supply voltage for DQ	VDDQ	1.425	1.5	1.575	V	1, 2

Notes: 1. Under all conditions VDDQ must be less than or equal to VDD.

2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

### 1.4 Recommended tRFC Conditions

Table 4: Recommended tRFC Conditions.

Parameter	Symbol	Value	Unit	Notes
REF command to ACT or REF command time	tRFC	280	ns	

## 1.5 IDD and IDDO Measurement Conditions

In this chapter, IDD and IDDO measurement conditions such as test load and patterns are defined.

The figure Measurement Setup and Test Load for IDD and IDDO Measurements shows the setup and test load for IDD and IDDO measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDO current is not included in IDD currents.
  - IDDO currents (such as IDDO2NT and IDDO4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDO currents.
- Note: IDDO values cannot be directly used to calculate I/O power of the DDR3 SDRAM. They can be used to support correlation of simulated I/O power to actual I/O power as outlined in correlation from simulated channel I/O power to actual channel I/O power supported by IDDO measurement.

For IDD and IDDO measurements, the following definitions apply:

- L and 0:  $V_{IN} \leq V_{IL(AC)max}$
  - H and 1:  $V_{IN} \geq V_{IH(AC)min}$
  - MID-LEVEL: defined as inputs are  $V_{REF} = V_{DDQ} / 2$
  - FLOATING: don't care or floating around VREF.
  - Timings used for IDD and IDDO measurement-loop patterns are provided in Timings used for IDD and IDDO Measurement-Loop Patterns table.
  - Basic IDD and IDDO measurement conditions are described in Basic IDD and IDDO Measurement Conditions table.
- Note: The IDD and IDDO measurement-loop patterns need to be executed at least one time before actual IDD or IDDO measurement is started.
- Detailed IDD and IDDO measurement-loop patterns are described in IDD0 Measurement-Loop Pattern table through IDD7 Measurement-Loop Pattern table.
  - IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting  $R_{ON} = R_{ZQ}/7$  (34Ω in MR1);  
 $Q_{off} = 0B$  (Output Buffer enabled in MR1);  
 $RTT\_Nom = R_{ZQ}/6$  (40Ω in MR1);  
 $RTT\_WR = R_{ZQ}/2$  (120Ω in MR2);  
TDQS Feature disabled in MR1.
  - Define D = {/CS, /RAS, /CAS, /WE} := {H, L, L, L}
  - Define /D = {/CS, /RAS, /CAS, /WE} := {H, H, H, H}




Figure 1: Measurement Setup and Test Load for IDD and IDDOQ Measurements




Figure 2: Correlation from Simulated Channel I/O Power to Actual Channel I/O Power Supported by IDDOQ Measurement

### 1.5.1 Timings Used for IDD and IDDQ Measurement-Loop Patterns

Table 5: Timings Used for IDD and IDDQ Measurement-Loop Patterns

Parameter	DDR3-1066	DDR3-1333	DDR3-1600	Unit
tCL	7	9	11	nCK
tCK(min)	1.875	1.5	1.25	ns
tRCD(min)	7	9	11	nCK
tRC(min)	27	33	39	nCK
tRAS(min)	20	24	28	nCK
tRP(min)	7	9	11	nCK
tFAW	27	30	32	nCK
tRRD	6	5	6	nCK
tRFC	139	174	208	nCK

### 1.5.2 Basic IDD and IDDQ Measurement Conditions

**Table 6: Basic IDD and IDDQ Measurement Conditions**

Parameter	Symbol	Description
Operating one bank active precharge current	IDD0	CKE: H; External clock: on; tCK, nRC, nRAS, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1, 4</sup> ; AL: 0; /CS: H between ACT and PRE; Command, address, bank address inputs: partially toggling according to <a href="#">Table 6</a> ; Data I/O: MID-LEVEL; DM: stable at 0; Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2,... (see <a href="#">Table 6</a> ); Output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: stable at 0; Pattern details: see <a href="#">Table 6</a>
Operating one bank active-read-precharge current	IDD1	CKE: H; External clock: On; tCK, nRC, nRAS, nRCD, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1, 4</sup> ; AL: 0; /CS: H between ACT, RD and PRE; Command, address, bank address inputs, data I/O: partially toggling according to <a href="#">Table 7</a> ; DM: stable at 0; Bank activity: cycling with one bank active at a time: 0,0,1,1,2,2,... (see <a href="#">Table 7</a> ); Output buffer and RTT: enabled in MR <sup>4</sup> ; ODT Signal: stable at 0; Pattern details: see <a href="#">Table 7</a>
Precharge standby current	IDD2N	CKE: H; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: partially toggling according to <a href="#">Table 8</a> ; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in mode registers <sup>4</sup> ; ODT signal: stable at 0; pattern details: see <a href="#">Table 8</a>
Precharge standby ODT current	IDD2NT	CKE: H; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: partially toggling according to <a href="#">Table 9</a> ; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: toggling according to <a href="#">Table 9</a> ; pattern details: see <a href="#">Table 9</a>
Precharge standby ODT IDDQ current	IDDQ2NT	Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
Precharge power-down current slow exit	IDD2P0	CKE: L; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: EMR <sup>4</sup> ; ODT signal: stable at 0; precharge power down mode: slow exit <sup>4</sup>
Precharge power-down current fast exit	IDD2P1	CKE: L; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: stable at 0; precharge power down mode: fast exit <sup>4</sup>
Precharge quiet standby current	IDD2Q	CKE: H; External clock: On; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks closed; output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: stable at 0
Active standby current	IDD3N	CKE: H; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address Inputs: partially toggling according to <a href="#">Table 8</a> ; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks open; output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: stable at 0; pattern details: see <a href="#">Table 8</a>
Active power-down current	IDD3P	CKE: L; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: stable at 1; Command, address, bank address inputs: stable at 0; data I/O: MID-LEVEL; DM: stable at 0; bank activity: all banks open; output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: stable at 0
Operating burst read current	IDD4R	CKE: H; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1, 4</sup> ; AL: 0; /CS: H between RD; Command, address, bank address Inputs: partially toggling according to <a href="#">Table 10</a> ; data I/O: seamless read; data burst with different data between one burst and the next one according to <a href="#">Table 10</a> ; DM: stable at 0; bank activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see <a href="#">Table 10</a> ); Output buffer and RTT: enabled in MR <sup>4</sup> ; ODT signal: visible at 0; pattern details: see <a href="#">Table 10</a>
Operating burst read IDDQ current	IDDQ4R	Same definition like for IDD4R, however measuring IDDQ current instead of IDD current

**Table 7: Basic IDD and IDDQ Measurement Conditions (cont'd)**

Parameter	Symbol	Description
Operating burst write current	IDD4W	CKE: H; External clock: on; tCK, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: H between WR command, address, bank address inputs: partially toggling according to <a href="#">Table 11</a> ; data I/O: seamless write data burst with different data between one burst and the next one according to IDD4W Measurement-Loop Pattern table; DM: stable at 0; bank activity: all banks open; WR commands cycling through banks: 0, 0, 1, 1, 2, 2... (see <a href="#">Table 11</a> ); Output buffer and RTT: enabled in MR <sup>2</sup> ; ODT signal: stable at H; pattern details: see <a href="#">Table 11</a>
Burst refresh current	IDD5B	CKE: H; External clock: on; tCK, CL, nRFC: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: H between REF; Command, address, bank address inputs: partially toggling according to <a href="#">Table 12</a> ; data I/O: MID-LEVEL; DM: stable at 0; bank activity: REF command every nRFC ( <a href="#">Table 12</a> ); output buffer and RTT: enabled in MR <sup>2</sup> ; ODT signal: stable at 0; pattern details: see <a href="#">Table 12</a>
Self-refresh current: normal temperature range	IDD6	TC: 0 to 85°C; ASR: disabled <sup>4</sup> ; SRT: Normal <sup>5</sup> ; CKE: L; External clock: off; CK and /CK: L; CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: command, address, bank address, data I/O: MID-LEVEL; DM: stable at 0; bank activity: Self-refresh operation; output buffer and RTT: enabled in MR <sup>2</sup> ; ODT signal: MID-LEVEL
Self-refresh current: extended temperature range	IDD6ET	TC: 0 to 95°C; ASR: Disabled <sup>4</sup> ; SRT: Extended <sup>6</sup> ; CKE: L; External clock: off; CK and /CK: L; CL: <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> ; AL: 0; /CS: command, address, bank address, data I/O: MID-LEVEL; DM: stable at 0; bank activity: Extended temperature self-refresh operation; output buffer and RTT: enabled in MR <sup>2</sup> ; ODT signal: MID-LEVEL
Operating bank interleave read current	IDD7	CKE: H; External clock: on; tCK, nRC, nRAS, nRCD, nRRD, nRAW, CL: see <a href="#">Table 4</a> ; BL: 8 <sup>1</sup> , 8 <sup>2</sup> ; AL: CL-1; /CS: H between ACT and RDA; Command, address, bank address inputs: partially toggling according to <a href="#">Table 13</a> ; data I/O: read data bursts with different data between one burst and the next one according to <a href="#">Table 13</a> ; DM: stable at 0; bank activity: two times interleaved cycling through banks (0, 1, ..., 7) with different addressing, see <a href="#">Table 13</a> ; output buffer and RTT: enabled in MR <sup>2</sup> ; ODT signal: stable at 0; pattern details: see <a href="#">Table 13</a>
RESET low current	IDD8	/RESET: low; External clock: off; CK and /CK: low; CKE: FLOATING; /CS: command, address, bank address, Data I/O: FLOATING; ODT signal: FLOATING RESET low current reading is valid once power is stable and /RESET has been low for at least 1ms.

Notes:

1. Burst Length: BL8 fixed by MRS: MR0 bits [1,0] = [0,0].

2. MR: Mode Register

Output buffer enable: set MR1 bit A12 = 1 and MR1 bits [5, 1] = [0,1];

RTT\_Nom enable: set MR1 bits [3, 6, 2] = [0, 1, 1]; RTT\_WR enable: set MR2 bits [10, 9] = [1,0].

3. Precharge power down mode: set MR0 bit A12= 0 for Slow Exit or MR0 bit A12 = 1 for fast exit.

4. Auto self-refresh (ASR): set MR2 bit A6 = 0 to disable or 1 to enable feature.

5. Self-refresh temperature range (SRT): set MR0 bit A7= 0 for normal or 1 for extended temperature range.

6. Read burst type: nibble sequential, set MR0 bit A3 = 0

Table 8: IDDD Measurement-Loop Pattern

CK, /CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	CDT	BA <sup>a</sup>	A11	A7	A3	A0	Data <sup>b</sup>	
		0	ACT	0	0	1	1	0	0	0	0	0	0	0	
		1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	
		3, 4	/D, /D	1	1	1	1	0	0	0	0	0	0	0	
		...	Repeat pattern 1...4 until nRAS - 1, truncate if necessary												
		nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	
		...	Repeat pattern 1...4 until nRC - 1, truncate if necessary												
		0	1 × nRC	ACT	0	0	1	1	0	0	0	0	F	0	
		+0	1 × nRC												
		+1, 2	D, D	1	0	0	0	0	0	0	0	F	0		
		1 × nRC	/D, /D	1	1	1	1	0	0	0	0	F	0		
		+3, 4	...	Repeat pattern nRC + 1,...,4 until 1 × nRC + nRAS - 1, truncate if necessary											
		1 × nRC	PRE	0	0	1	0	0	0	0	0	F	0		
		+nRAS	...	Repeat nRC + 1,...,4 until 2 × nRC - 1, truncate if necessary											
Toggle		1	2 × nRC	Repeat Sub-Loop 0, use BA= 1 instead											
		2	4 × nRC	Repeat Sub-Loop 0, use BA= 2 instead											
		3	6 × nRC	Repeat Sub-Loop 0, use BA= 3 instead											

Notes: 1. DM must be driven low all the time. DQS, /DQS are FLOATING.

2. DQ signals are FLOATING.

3. BA: BA0 to BA1.

Table 9: IDD1 Measurement-Loop Pattern

CK, /CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>1</sup>	A11	-A8	A10	A7	A3	A0	Data <sup>2</sup>																		
		0	ACT	0	0	1	1	0	0	0	0	0	0	0	0	—																		
		1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	—																		
		3, 4	/D, /D	1	1	1	1	0	0	0	0	0	0	0	0	—																		
... Repeat pattern 1...4 until nRCD = 1, truncate if necessary																																		
		nRCD	RD	0	1	0	1	0	0	0	0	0	0	0	0	00000000																		
		...	Repeat pattern 1...4 until nRAS = 1, truncate if necessary																															
		nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	0	—																		
... Repeat pattern 1...4 until nRC = 1, truncate if necessary																																		
0	Toggle: Static H	1 × nRC + 0	ACT	0	0	1	1	0	0	0	0	0	F	0	—																			
		1 × nRC + 1, 2	D, D	1	0	0	0	0	0	0	0	0	F	0	—																			
		1 × nRC + 3, 4	/D, /D	1	1	1	1	0	0	0	0	0	F	0	—																			
		...	Repeat pattern nRC + 1,..., 4 until nRC + nRCD = 1, truncate if necessary																															
1	...	1 × nRC + nRCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011																			
		...	Repeat pattern nRC + 1,..., 4 until nRC + nRAS = 1, truncate if necessary																															
		1 × nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	—																			
		...	Repeat pattern nRC + 1,..., 4 until 2 × nRC = 1, truncate if necessary																															
1	2 × nRC	Repeat Sub-Loop 0, use BA= 1 instead																																
2	4 × nRC	Repeat Sub-Loop 0, use BA= 2 instead																																
3	6 × nRC	Repeat Sub-Loop 0, use BA= 3 instead																																

- Notes:
1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
  2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
  3. BA: BA0 to BA1.

Table 10: IDD2N and IDD3N Measurement-Loop Pattern

CK, /CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>*1</sup>	A11	-Am	A10	A7	A3	A0	Data <sup>*2</sup>
Toggling Static H	0	0	D	1	0	0	0	0	0	0	0	0	0	0	0	
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	
		2	/D	1	1	1	1	0	0	0	0	0	F	0	0	
		3	/D	1	1	1	1	0	0	0	0	0	F	0	0	
	1	4 to 7	Repeat Sub-Loop 0, use BA= 1 instead													
		2	8 to 11	Repeat Sub-Loop 0, use BA= 2 instead												
		3	12 to 15	Repeat Sub-Loop 0, use BA= 3 instead												

Notes: 1. DM must be driven low all the time. DQS, /DQS are FLOATING.

2. DQ signals are FLOATING.

3. BA: BA0 to BA1.

Table 11: IDD2NT and IDDQ2NT Measurement-Loop Pattern

CK, /CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>*1</sup>	A11	-Am	A10	A7	A3	A0	Data <sup>*2</sup>
Toggling Static H	0	0	D	1	0	0	0	0	0	0	0	0	0	0	0	
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	
		2	/D	1	1	1	1	0	0	0	0	0	F	0	0	
		3	/D	1	1	1	1	0	0	0	0	0	F	0	0	
	1	4 to 7	Repeat Sub-Loop 0, but ODT = 0 and BA= 1													
		2	8 to 11	Repeat Sub-Loop 0, but ODT = 1 and BA= 2												
		3	12 to 15	Repeat Sub-Loop 0, but ODT = 1 and BA= 3												

Notes: 1. DM must be driven low all the time. DQS, /DQS are FLOATING.

2. DQ signals are FLOATING.

3. BA: BA0 to BA1.

Table 12: IDD4R and IDDQ4R Measurement-Loop Pattern

CK, /CK	Sub -Loop	Cycle number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>a</sup>	-A <sub>11</sub>	A <sub>10</sub>	A <sub>7</sub>	A <sub>3</sub>	A <sub>0</sub>	Data <sup>b</sup>	
0	0	RD	0	1	0	1	0	0	0	0	0	0	0	0	00000000	
	1	D	1	0	0	0	0	0	0	0	0	0	0	0	—	
	2,3	/D, /D	1	1	1	1	0	0	0	0	0	0	0	0	—	
	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011		
	5	D	1	0	0	0	0	0	0	0	0	F	0	—		
	6,7	/D, /D	1	1	1	1	0	0	0	0	0	F	0	—		
Toggling Static H	1	8 to 15	Repeat Sub-Loop 0, but BA=1													
	2	16 to 23	Repeat Sub-Loop 0, but BA=2													
	3	24 to 31	Repeat Sub-Loop 0, but BA=3													

Notes:

1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
3. BA: BA0 to BA1.

Table 13: IDD4W Measurement-Loop Pattern

CK/ CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>-1</sup>	A11	A7	A3	A0	Data <sup>-2</sup>
0	0	0	WR	0	1	0	0	1	0	0	0	0	0	00000000
		1	D	1	0	0	0	1	0	0	0	0	0	—
		2,3	/D, /D	1	1	1	1	1	0	0	0	0	0	—
		4	WR	0	1	0	0	1	0	0	0	F	0	00110011
		5	D	1	0	0	0	1	0	0	0	F	0	—
		6,7	/D, /D	1	1	1	1	1	0	0	0	F	0	—
		8 to 15	Repeat Sub-Loop 0, but BA=1											
1	1	16 to 23	Repeat Sub-Loop 0, but BA=2											
		24 to 31	Repeat Sub-Loop 0, but BA=3											

- Notes:
1. DM must be driven low all the time. DQS, /DQS are used according to write commands; otherwise FLOATING.
  2. Burst sequence driven on each DQ signal by write command. Outside burst operation, DQ signals are FLOATING.
  3. BA: BA0 to BA1.

Table 14: IDD5B Measurement-Loop Pattern

CK/ CK	Sub CKE	Cycle -Loop number	Com- mand	/CS	/RAS	/CAS	/WE	ODT	BA <sup>-1</sup>	A11	A7	A3	A0	Data <sup>-2</sup>
0	0	0	REF	0	0	0	1	0	0	0	0	0	0	—
		1,2	D	1	0	0	0	0	0	0	0	0	0	—
		3,4	/D, /D	1	1	1	1	0	0	0	0	0	F	0
		5 to 8	Repeat cycles 1..4, but BA= 1											
		9 to 12	Repeat cycles 1..4, but BA= 2											
		13 to 16	Repeat cycles 1..4, but BA= 3											

- Notes:
1. DM must be driven low all the time. DQS, /DQS are FLOATING.
  2. DQ signals are FLOATING.
  3. BA: BA0 to BA1.

Table 15: ID07 Measurement-Loop Pattern

CK, /CK	Sub -Loop number	Cycle Command	/CS	/RAS	/CAS	/WE	OOT	BA <sup>a3</sup>	A11 -Am	A10 -A9	A7 -A6	A3 -A2	Data <sup>b2</sup>
0	0	ACT	0	0	1	1	0	0	0	0	0	0	0
	1	RDA	0	1	0	1	0	0	0	1	0	0	00000000
	2	D	1	0	0	0	0	0	0	0	0	0	—
... Repeat above D Command until nRRD - 1													
1	nRRD	ACT	0	0	1	1	0	1	0	0	0	F	0
	nRRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0
	nRRD + 2	D	1	0	0	0	0	1	0	0	0	F	0
... Repeat above D Command until 2 × nRRD - 1													
2	2 × nRRD	Repeat Sub-Loop 0, but BA= 2											
	3 × nRRD	Repeat Sub-Loop 1, but BA= 3											
	4 × nRRD	D	1	0	0	0	0	0	3	0	0	0	F
Assert and repeat above D Command until nFAW - 1, if necessary													
5	nFAW	Repeat Sub-Loop 0, but BA= 4											
	nFAW + nRRD	Repeat Sub-Loop 1, but BA= 5											
	nFAW + 2 × nRRD	Repeat Sub-Loop 0, but BA= 6											
6	nFAW + 3 × nRRD	Repeat Sub-Loop 1, but BA= 7											
	7	nFAW + 4 × nRRD	D	1	0	0	0	0	7	0	0	0	F
	+ 4 × nRRD	Assert and repeat above D Command until 2 × nFAW - 1, if necessary											
9	2 × nFAW	D	1	0	0	0	0	0	0	0	0	F	0
	+ 0	ACT	0	0	1	1	0	0	0	0	0	F	0
	+ 1	RDA	0	1	0	1	0	0	0	1	0	F	0
10	2 × nFAW + 1	D	1	0	0	0	0	0	0	0	0	0	00110011
	2 × nFAW + 2	Repeat above D Command until 2 × nFAW + nRRD - 1											
	2 × nFAW + nRRD	ACT	0	0	1	1	0	1	0	0	0	0	—
11	2 × nFAW + nRRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	00000000
	2 × nFAW + nRRD + 2	D	1	0	0	0	0	1	0	0	0	0	—
	+ nRRD + 2	Repeat above D Command until 2 × nFAW + 2 × nRRD - 1											
12	2 × nFAW + 2 × nRRD	D	1	0	0	0	0	1	0	0	0	0	—
	+ 2 × nRRD	Repeat Sub-Loop 10, but BA= 2											
	2 × nFAW + 3 × nRRD	D	1	0	0	0	0	1	0	0	0	0	—
13	+ 3 × nRRD	Repeat Sub-Loop 11, but BA= 3											
	2 × nFAW + 4 × nRRD	D	1	0	0	0	0	3	0	0	0	0	—
	+ 4 × nRRD	Assert and repeat above D Command until 3 × nFAW - 1, if necessary											

- Notes:
1. DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise FLOATING.
  2. Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are FLOATING.
  3. BA: BA0 to BA1.

## 2. Electrical Specifications

### 2.1 DC Characteristics

Table 16: DC Characteristics 1 (VDD, VDDQ = 1.5V± 0.075V)

Parameter	Symbol	Data rate	X16	Unit	Notes
		(Mbps)	max		
Operating current (ACT-PRE)	IDD0	1066	55	mA	
		1333	60		
		1600	65		
Operating current (ACT-RD-PRE)	IDD1	1066	70	mA	
		1333	75		
		1600	80		
Precharge power-down standby current	IDD2P1	1066	30	mA	Fast PD Exit
		1333	35		
		1600	40		
Precharge standby current	IDD2P0	1066	20	mA	Slow PD Exit
		1333	20		
		1600	20		
Precharge standby current	IDD2N	1066	45	mA	
		1333	45		
		1600	45		
Precharge standby ODT current	IDD2NT	1066	45	mA	
		1333	45		
		1600	45		
Precharge quiet standby current	IDD2Q	1066	40	mA	
		1333	45		
		1600	50		
Active power-down current (Always fast exit)	IDD3P	1066	37	mA	
		1333	39		
		1600	41		
Active standby current	IDD3N	1066	50	mA	
		1333	55		
		1600	60		
Operating current (Burst read operating)	IDD4R	1066	125	mA	
		1333	135		
		1600	145		
Operating current (Burst write operating)	IDD4W	1066	135	mA	
		1333	145		
		1600	155		
Burst refresh current	IDD5B	1066	250	mA	
		1333	250		
		1600	250		
All bank interleave read current	IDD7	1066	210	mA	
		1333	220		
		1600	230		
RESET low current	IDD8		17	mA	

**Table 17: Self-Refresh Current (VDD, VDDQ = 1.5V± 0.075V)**

Parameter	Symbol	max	Unit	Notes
Self-refresh current normal temperature range	IDD6	12	mA	
Self-refresh current extended temperature range	IDD6ET	25	mA	

## 2.2 Pin Capacitance

Table 18: Pin Capacitance [DDR3-1066 to 1600] (TC = 25°C, VDD, VDDQ = 1.5V ± 0.075V)

Parameter	Symbol	DDR3-1066		DDR3-1333		DDR3-1600		Units	Notes
		Min	Max	Min	Max	Min	Max		
Input/output capacitance	CIO	1.4	2.7	1.4	2.5	1.4	2.3	pF	1, 2
Input capacitance, CK and /CK	CCK	0.8	1.6	0.8	1.4	0.8	1.4	pF	2,
Input capacitance delta, CK and /CK	CDCK	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	CDQS	0	0.2	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, input-only pins)	CI	0.75	1.35	0.75	1.3	0.75	1.3	pF	2, 5
Input capacitance delta, (All control input-only pins)	CDI_CTRL	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (All address/command input-only pins)	CDI_ADD_CMD	-0.5	0.5	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
Input/output capacitance delta, DQ_DM, DQS, /DQS, TDQS, /TDQS	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	CZQ	—	3	—	3	—	3	pF	2, 11

- Notes:
1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS.
  2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ = 1.5V, VBIAS=VDD/2 and enable termination off.
  3. Absolute value of CCK-CCK.
  4. Absolute value of CIO(DQS)-CIO(/DQS).
  5. CI applies to ODT, /CS, CKE, A0-A14, BA0-BA1, /RAS, /CAS and /WE.
  6. CDI\_CTRL applies to OOT, /CS and CKE.
  7. CDI\_CTRL = C(CCTRL) - 0.5 × (CI(CK)+CI(/CK)).
  8. CDI\_ADD\_CMD applies to A0-A14, BA0-BA1, /RAS, /CAS and /WE.
  9. CDI\_ADD\_CMD = CI(ADD\_CMD) - 0.5 × (CI(CK)+CI(/CK)).
  10. CDIO=CI(DQ\_DM) - 0.5 × (CIO(DQS)+CIO(/DQS)).
  11. Maximum external load capacitance on ZQ pin: 5pF.

### 2.3 Standard Speed Bins

Table 19: DDR3-1066 Speed Bins

Speed Bin	DDR3-1066					
CL=4-RCD=4RP	7-7-7					
Symbol	iCAS write latency	min	max		Unit	Notes
tIA		13.125	20		ns	9
tRCD		13.125	—		ns	9
tRP		13.125	—		ns	9
tRC		50.625	—		ns	9
tRAS		37.5	$9 \times tREFI$		ns	8
tCK(avg) @ CL=5	CWL = 5	3.0	3.3		ns	1, 2, 3, 4, 5
	CWL = 6	Reserved	Reserved		ns	4
tCK(avg) @ CL=6	CWL = 5	2.5	3.3		ns	1, 2, 3, 5
	CWL = 6	Reserved	Reserved		ns	4
tCK(avg) @ CL=7	CWL = 5	Reserved	Reserved		ns	4
	CWL = 6	1.875	< 2.5		ns	1, 2, 3, 4
tCK(avg) @ CL=8	CWL = 5	Reserved	Reserved		ns	4
	CWL = 6	1.875	< 2.5		ns	1, 2, 3
Supported CL settings			5, 6, 7, 8		nCK	
Supported CWL settings			5, 6		nCK	

Table 20: DDR3-1333 Speed Bins

Speed Bin CL-tRCD-tRP	/CAS write latency	DDR3-1333		Unit	Notes
		min	max		
tAA		13.5 (13.125)	20	ns	9
tRCD		13.5 (13.125)	—	ns	9
tRP		13.5 (13.125)	—	ns	9
tRC		49.5 (49.125)	—	ns	9
tRAS		36	9 × tREFI	ns	8
tCK(avg) @ CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 4, 6
	CWL = 6, 7	Reserved	Reserved	ns	4
tCK(avg) @ CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 5
	CWL = 6	Reserved	Reserved	ns	4
	CWL = 7	Reserved	Reserved	ns	4
tCK(avg) @ CL=7	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 4, 6
	CWL = 7	Reserved	Reserved	ns	4
tCK(avg) @ CL=8	CWL = 5	Reserved	Reserved	ns	4
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 5
	CWL = 7	Reserved	Reserved	ns	4
tCK(avg) @ CL=9	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	< 1.875	ns	1, 2, 3, 4
tCK(avg) @ CL=10	CWL = 5, 6	Reserved	Reserved	ns	4
	CWL = 7	1.5	< 1.875	ns	1, 2, 3
Supported CL settings			5, 6, 7, 8, 9, 10	nCK	
Supported CWL settings			5, 6, 7	nCK	

Table 21: DDR3-1600 Speed Bins


Speed Bin CL=IRCD=tRP	tCAS write latency	DDR3-1600			Unit	Notes
		min	max			
tAA		13.75 (13.125)	20	ns	9	
IRCD		13.75 (13.125)	—	ns	9	
tRP		13.75 (13.125)	—	ns	9	
tRC		48.75 (48.125)	—	ns	9	
tRAS		35	9 x tREFI	ns	8	
tCK(avg) @ CL=5	CWL = 5	3.0	3.3	ns	1, 2, 3, 4, 7	
	CWL = 6, 7, 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=6	CWL = 5	2.5	3.3	ns	1, 2, 3, 7	
	CWL = 6	Reserved	Reserved	ns	4	
	CWL = 7, 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=7	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 4, 7	
	CWL = 7	Reserved	Reserved	ns	4	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=8	CWL = 5	Reserved	Reserved	ns	4	
	CWL = 6	1.875	< 2.5	ns	1, 2, 3, 7	
	CWL = 7	Reserved	Reserved	ns	4	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=9	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	< 1.875	ns	1, 2, 3, 4, 7	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=10	CWL = 5, 6	Reserved	Reserved	ns	4	
	CWL = 7	1.5	< 1.875	ns	1, 2, 3, 7	
	CWL = 8	Reserved	Reserved	ns	4	
tCK(avg) @ CL=11	CWL = 5, 6, 7	Reserved	Reserved	ns	4	
	CWL = 8	1.25	< 1.5	ns	1, 2, 3	
Supported CL settings		5, 6, 7, 8, 9, 10, 11		nCK		
Supported CWL settings		5, 6, 7, 8		nCK		

- Notes:
- The CL setting and CWL setting result in tCK(avg)min and tCK(avg)max requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
  - tCK(avg)min limits: Since tCAS latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (3.0, 2.5, 1.875, 1.5, or 1.25ns) when calculating  $CL(nCK) = tAA(ns) / tCK(avg)/ns$ , rounding up to the next "Supported CL".
  - tCK(avg)max limits: Calculate  $tCK(avg) + tAA(max)/CL$  selected and round the resulting tCK(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875ns or 1.25ns). This result is tCK(avg)max corresponding to CL selected.
  - "Reserved" settings are not allowed. User must program a different value.
  - Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1066 Speed Bins which are not subject to production tests but verified by design/characterization.
  - Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1333 Speed Bins which is not subject to production tests but verified by design/characterization.
  - Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1600 Speed Bins which is not subject to production tests but verified by design/characterization.
  - tREFI depends on operating case temperature (TC).
  - For devices supporting optional down binning to CL = 7 and CL = 9, tAA/tRCD/tRP(min) must be 13.125 ns or lower. SPD settings must be programmed to match.

### 3. Package Drawing

#### 3.1 96-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)



**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR MOS DEVICES**

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES**

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.